Home
last modified time | relevance | path

Searched refs:CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h11226 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
11232 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
DMIMXRT735S_cm33_core1.h11262 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
11268 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
DMIMXRT735S_ezhv.h20796 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
20802 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h11262 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
11268 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
DMIMXRT758S_hifi1.h11226 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
11232 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
DMIMXRT758S_ezhv.h20796 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
20802 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h11226 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
11232 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
DMIMXRT798S_cm33_core1.h11262 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
11268 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)
DMIMXRT798S_ezhv.h20796 #define CLKCTL1_PSCCTL1_CLR_EDMA2_MASK (0x10U) macro
20802 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_EDMA2_SHIFT)) & CLKCTL1_PSCCTL1_CLR_EDMA2_MASK)