Home
last modified time | relevance | path

Searched refs:CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h18160 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
18165 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…
DMIMXRT798S_cm33_core0.h18221 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
18226 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…
DMIMXRT798S_ezhv.h17666 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
17671 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h17666 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
17671 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…
DMIMXRT735S_cm33_core0.h18221 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
18226 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h18221 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
18226 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…
DMIMXRT758S_ezhv.h17666 #define CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIFT (2U) macro
17671 …CESS_RAM_ARBITER1(x) (((uint32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL5_COMP_ACCESS_RAM_ARBITER1_SHIF…