Home
last modified time | relevance | path

Searched refs:CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h18531 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18537 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)
DMIMXRT798S_cm33_core0.h18592 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18598 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)
DMIMXRT798S_ezhv.h18037 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18043 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h18037 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18043 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)
DMIMXRT735S_cm33_core0.h18592 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18598 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h18592 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18598 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)
DMIMXRT758S_ezhv.h18037 #define CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK (0x20U) macro
18043 …(uint32_t)(x)) << CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_SHIFT)) & CLKCTL0_PSCCTL2_SET_LP_FLEXCOMM7_MASK)