Home
last modified time | relevance | path

Searched refs:CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h17623 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17629 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)
DMIMXRT798S_cm33_core0.h17684 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17690 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)
DMIMXRT798S_ezhv.h17129 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17135 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h17129 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17135 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)
DMIMXRT735S_cm33_core0.h17684 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17690 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h17684 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17690 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)
DMIMXRT758S_ezhv.h17129 #define CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK (0x80U) macro
17135 …t32_t)(((uint32_t)(x)) << CLKCTL0_PSCCTL1_PKC_RAM_CTRL_SHIFT)) & CLKCTL0_PSCCTL1_PKC_RAM_CTRL_MASK)