Home
last modified time | relevance | path

Searched refs:CHCFG (Results 1 – 25 of 104) sorted by relevance

12345

/hal_nxp-latest/mcux/mcux-sdk/drivers/dmamux/
Dfsl_dmamux.h79 base->CHCFG[channel] |= DMAMUX_CHCFG_ENBL_MASK; in DMAMUX_EnableChannel()
96 base->CHCFG[channel] &= ~DMAMUX_CHCFG_ENBL_MASK; in DMAMUX_DisableChannel()
98 base->CHCFG[channel] &= ~(uint8_t)DMAMUX_CHCFG_ENBL_MASK; in DMAMUX_DisableChannel()
115 …base->CHCFG[channel] = ((base->CHCFG[channel] & ~DMAMUX_CHCFG_SOURCE_MASK) | DMAMUX_CHCFG_SOURCE(s… in DMAMUX_SetSource()
117 …base->CHCFG[channel] = (uint8_t)((base->CHCFG[channel] & ~DMAMUX_CHCFG_SOURCE_MASK) | DMAMUX_CHCFG… in DMAMUX_SetSource()
134 base->CHCFG[channel] |= DMAMUX_CHCFG_TRIG_MASK; in DMAMUX_EnablePeriodTrigger()
150 base->CHCFG[channel] &= ~DMAMUX_CHCFG_TRIG_MASK; in DMAMUX_DisablePeriodTrigger()
152 base->CHCFG[channel] &= ~(uint8_t)DMAMUX_CHCFG_TRIG_MASK; in DMAMUX_DisablePeriodTrigger()
173 base->CHCFG[channel] |= DMAMUX_CHCFG_A_ON_MASK; in DMAMUX_EnableAlwaysOn()
177 base->CHCFG[channel] &= ~DMAMUX_CHCFG_A_ON_MASK; in DMAMUX_EnableAlwaysOn()
/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K142W_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K118_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K144W_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K142_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K116_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K144_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K148_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
DS32K146_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_DMAMUX.h76 …__IO uint8_t CHCFG[DMAMUX_CHCFG_COUNT]; /**< Channel Configuration, array offset: 0x0, arr… member
/hal_nxp-latest/s32/
DREADME70 - Rename the DMAMUX_Type member CHCONF to CHCFG so that the MCUX DMA driver can be reused
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h1745 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h1743 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h1568 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h1011 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/
DMCXC143.h1602 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/
DMCXC144.h1602 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h1745 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h1577 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/
DMCXC244.h1602 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/
DMCXC243.h1600 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h2526 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h2434 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h2530 …__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset… member

12345