Home
last modified time | relevance | path

Searched refs:CCM_TARGET_ROOT_CLR_ENABLE_MASK (Results 1 – 25 of 69) sorted by relevance

123

/hal_nxp-latest/imx/drivers/
Dccm_imx7d.h392 CCM_REG_CLR(ccmRoot) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CCM_DisableRoot()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML3/drivers/
Dfsl_clock.c978 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/drivers/
Dfsl_clock.c950 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
Dfsl_clock.h1119 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableRoot()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM3/drivers/
Dfsl_clock.c956 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM4/drivers/
Dfsl_clock.c956 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
Dfsl_clock.h1126 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableRoot()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/drivers/
Dfsl_clock.c950 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/drivers/
Dfsl_clock.c950 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/drivers/
Dfsl_clock.c950 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/drivers/
Dfsl_clock.c950 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM1/drivers/
Dfsl_clock.c956 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM6/drivers/
Dfsl_clock.c956 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/drivers/
Dfsl_clock.c978 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN6/drivers/
Dfsl_clock.c950 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM2/drivers/
Dfsl_clock.c956 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM5/drivers/
Dfsl_clock.c956 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/drivers/
Dfsl_clock.c978 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/drivers/
Dfsl_clock.c978 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/drivers/
Dfsl_clock.c1086 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
Dfsl_clock.h1071 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableRoot()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/drivers/
Dfsl_clock.c1086 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/drivers/
Dfsl_clock.c1086 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/drivers/
Dfsl_clock.c1086 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/drivers/
Dfsl_clock.c1086 CCM_REG_CLR(rootClk) = CCM_TARGET_ROOT_CLR_ENABLE_MASK; in CLOCK_DisableClock()

123