Home
last modified time | relevance | path

Searched refs:APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h3705 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3707 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h3705 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3707 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h3705 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3707 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h3705 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3707 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h3705 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3707 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h3077 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3080 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
DMIMX8QM6_dsp.h3039 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
3042 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
DMIMX8QM6_cm4_core1.h2585 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
2587 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)
DMIMX8QM6_cm4_core0.h2585 #define APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK (0x200000U) macro
2587 …2_t)(((uint32_t)(x)) << APBH_CH2_DEBUG1_WR_FIFO_EMPTY_SHIFT)) & APBH_CH2_DEBUG1_WR_FIFO_EMPTY_MASK)