Home
last modified time | relevance | path

Searched refs:AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1463 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1454 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1463 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1463 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1463 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1454 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/drivers/
Dfsl_anatop_ai.h373 …int32_t)(x)) << AI_RCOSC400M_STAT1_CURR_COUNT_VAL_SHIFT)) & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK)
374 #define AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK (0xFFFF0000U) macro
Dfsl_clock.c1463 …return (uint16_t)((tmp32 & AI_RCOSC400M_STAT1_CURR_COUNT_VAL_MASK) >> AI_RCOSC400M_STAT1_CURR_COUN… in CLOCK_OSC_GetCurrentOscRc400MFastClockCount()