Home
last modified time | relevance | path

Searched refs:AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1423 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1414 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1423 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1423 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1423 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1414 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/drivers/
Dfsl_anatop_ai.h357 …(((uint32_t)(x)) << AI_RCOSC400M_CTRL3_COUNT_1M_CLK_SHIFT)) & AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK)
358 #define AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK (0xFFFF0000U) macro
Dfsl_clock.c1423 … tmp32 = (tmp32 & ~AI_RCOSC400M_CTRL3_COUNT_1M_CLK_MASK) | AI_RCOSC400M_CTRL3_COUNT_1M_CLK(count); in CLOCK_OSC_SetLocked1MHzCount()