Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK (Results 1 – 5 of 5) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h3634 #define AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK (0x300000U) macro
3642 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM25_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h3634 #define AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK (0x300000U) macro
3642 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM25_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h3719 #define AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK (0x300000U) macro
3727 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM25_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h3723 #define AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK (0x300000U) macro
3731 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM25_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h3722 #define AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK (0x300000U) macro
3730 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM25_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM25_RULE_RULE5_MASK)