Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h3045 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3053 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h3045 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3053 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h3130 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3138 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h3134 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3142 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h3133 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3141 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h3346 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3349 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h3346 #define AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK (0x30000000U) macro
3349 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM18_RULE_RULE7_SHIFT)) & AHB_SECURE_CTRL_RAM18_RULE_RULE7_MASK)