Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h2734 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
2742 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h2734 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
2742 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h2819 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
2827 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h2823 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
2831 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h2822 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
2830 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h3180 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
3183 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h3180 #define AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK (0x300U) macro
3183 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM15_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM15_RULE_RULE2_MASK)