Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h2667 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
2675 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h2667 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
2675 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h2752 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
2760 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h2756 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
2764 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h2755 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
2763 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h3143 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
3146 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h3143 #define AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK (0x30000U) macro
3146 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM14_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM14_RULE_RULE4_MASK)