Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h2192 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2200 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h2192 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2200 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h2277 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2285 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h2281 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2289 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h2280 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2288 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h2888 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2891 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h2888 #define AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK (0x3U) macro
2891 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM09_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM09_RULE_RULE0_MASK)