Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h1931 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
1939 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h1931 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
1939 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h2016 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
2024 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h2020 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
2028 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h2019 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
2027 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h2747 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
2750 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h2747 #define AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK (0x3U) macro
2750 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM06_RULE_RULE0_SHIFT)) & AHB_SECURE_CTRL_RAM06_RULE_RULE0_MASK)