Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h1874 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
1882 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h1874 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
1882 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h1959 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
1967 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h1963 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
1971 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h1962 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
1970 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h2715 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
2718 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h2715 #define AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK (0x3000U) macro
2718 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE3_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE3_MASK)