Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h1864 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
1872 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h1864 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
1872 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h1949 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
1957 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h1953 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
1961 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h1952 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
1960 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h2710 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
2713 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h2710 #define AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK (0x300U) macro
2713 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM05_RULE_RULE2_SHIFT)) & AHB_SECURE_CTRL_RAM05_RULE_RULE2_MASK)