Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h1546 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
1554 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h1546 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
1554 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h1631 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
1639 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h1635 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
1643 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h1634 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
1642 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h2537 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
2540 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h2537 #define AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK (0x300000U) macro
2540 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM01_RULE_RULE5_SHIFT)) & AHB_SECURE_CTRL_RAM01_RULE_RULE5_MASK)