Home
last modified time | relevance | path

Searched refs:AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h1449 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
1457 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_cm33.h1449 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
1457 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h1534 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
1542 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h1538 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
1546 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h1537 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
1545 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h2485 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
2488 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h2485 #define AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK (0x30000U) macro
2488 …(uint32_t)(x)) << AHB_SECURE_CTRL_RAM00_RULE_RULE4_SHIFT)) & AHB_SECURE_CTRL_RAM00_RULE_RULE4_MASK)