Home
last modified time | relevance | path

Searched refs:AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h7179 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7187 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
DMCXN546_cm33_core1.h7179 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7187 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h7179 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7187 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
DMCXN547_cm33_core1.h7179 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7187 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h7213 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7221 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
DMCXN947_cm33_core0.h7213 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7221 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h7213 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7221 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)
DMCXN946_cm33_core1.h7213 #define AHBSC_MASTER_SEC_LEVEL_CPU1_MASK (0xCU) macro
7221 …int32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_CPU1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_CPU1_MASK)