Home
last modified time | relevance | path

Searched refs:AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h9836 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
9844 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT735S_cm33_core1.h9870 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
9878 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT735S_ezhv.h15827 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
15835 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT735S_cm33_core0.h16245 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
16253 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h9870 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
9878 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT758S_hifi1.h9836 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
9844 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT758S_cm33_core0.h16245 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
16253 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT758S_ezhv.h15827 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
15835 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h9836 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
9844 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT798S_cm33_core1.h9870 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
9878 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT798S_hifi4.h16202 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
16210 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT798S_cm33_core0.h16245 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
16253 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)
DMIMXRT798S_ezhv.h15827 #define AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK (0xCU) macro
15835 …2_t)(((uint32_t)(x)) << AHBSC4_MASTER_SEC_LEVEL_SDHC0_SHIFT)) & AHBSC4_MASTER_SEC_LEVEL_SDHC0_MASK)