Home
last modified time | relevance | path

Searched refs:ADC_GC_ACFE_MASK (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-latest/imx/drivers/
Dadc_imx6sx.c388 ADC_GC_REG(base) |= ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
394 ADC_GC_REG(base) |= ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
400 ADC_GC_REG(base) |= ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
410 ADC_GC_REG(base) |= ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
420 ADC_GC_REG(base) |= ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
430 ADC_GC_REG(base) |= ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
440 ADC_GC_REG(base) &= ~ADC_GC_ACFE_MASK; in ADC_SetCmpMode()
/hal_nxp-latest/mcux/mcux-sdk/drivers/adc_12b1msps_sar/
Dfsl_adc.c315 tmp32 = base->GC & ~(ADC_GC_ACFE_MASK | ADC_GC_ACFGT_MASK | ADC_GC_ACREN_MASK); in ADC_SetHardwareCompareConfig()
322 tmp32 |= ADC_GC_ACFE_MASK; in ADC_SetHardwareCompareConfig()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h807 #define ADC_GC_ACFE_MASK (0x10U) macro
813 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h1161 #define ADC_GC_ACFE_MASK (0x10U) macro
1167 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h1304 #define ADC_GC_ACFE_MASK (0x10U) macro
1310 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h1324 #define ADC_GC_ACFE_MASK (0x10U) macro
1330 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h1535 #define ADC_GC_ACFE_MASK (0x10U) macro
1541 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h1514 #define ADC_GC_ACFE_MASK (0x10U) macro
1520 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h1538 #define ADC_GC_ACFE_MASK (0x10U) macro
1544 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h1516 #define ADC_GC_ACFE_MASK (0x10U) macro
1522 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h1591 #define ADC_GC_ACFE_MASK (0x10U) macro
1597 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h1673 #define ADC_GC_ACFE_MASK (0x10U) macro
1679 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h1595 #define ADC_GC_ACFE_MASK (0x10U) macro
1601 …) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h416 #define ADC_GC_ACFE_MASK 0x10u macro