| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K144W_ADC.h | 447 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 450 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K116_ADC.h | 443 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 446 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K118_ADC.h | 443 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 446 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K142W_ADC.h | 447 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 450 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K142_ADC.h | 447 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 450 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K144_ADC.h | 447 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 450 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K146_ADC.h | 912 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 915 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| D | S32K148_ADC.h | 932 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 935 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/ |
| D | MKE14Z4.h | 693 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 697 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/ |
| D | MKE15Z4.h | 694 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 698 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/ |
| D | MKE16Z4.h | 692 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 696 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/ |
| D | MKE12Z7.h | 847 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 851 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/ |
| D | MKE12Z9.h | 858 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 861 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/ |
| D | MKE17Z7.h | 849 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 853 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/ |
| D | MKE13Z7.h | 848 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 852 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/ |
| D | MKE14Z7.h | 807 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 811 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/ |
| D | MKE17Z9.h | 860 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 863 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/ |
| D | MKE15Z7.h | 808 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 812 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/ |
| D | MKE13Z9.h | 859 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 862 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/ |
| D | MKE14F16.h | 967 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 971 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/ |
| D | MKE18F16.h | 967 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 971 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/ |
| D | MKE16F16.h | 967 #define ADC_CLP0_OFS_CLP0_OFS_MASK (0xFU) macro 971 … (((uint32_t)(((uint32_t)(x)) << ADC_CLP0_OFS_CLP0_OFS_SHIFT)) & ADC_CLP0_OFS_CLP0_OFS_MASK)
|