Home
last modified time | relevance | path

Searched refs:ADC_CFG1_MODE_MASK (Results 1 – 25 of 79) sorted by relevance

1234

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K144W_ADC.h161 #define ADC_CFG1_MODE_MASK (0xCU) macro
164 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K116_ADC.h157 #define ADC_CFG1_MODE_MASK (0xCU) macro
160 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K118_ADC.h157 #define ADC_CFG1_MODE_MASK (0xCU) macro
160 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K142W_ADC.h161 #define ADC_CFG1_MODE_MASK (0xCU) macro
164 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K142_ADC.h161 #define ADC_CFG1_MODE_MASK (0xCU) macro
164 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K144_ADC.h161 #define ADC_CFG1_MODE_MASK (0xCU) macro
164 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K146_ADC.h480 #define ADC_CFG1_MODE_MASK (0xCU) macro
483 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
DS32K148_ADC.h511 #define ADC_CFG1_MODE_MASK (0xCU) macro
514 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/drivers/adc12/
Dfsl_adc12.c149 tmp32 = (base->CFG1 & ~(ADC_CFG1_ADICLK_MASK | ADC_CFG1_ADIV_MASK | ADC_CFG1_MODE_MASK)); in ADC12_Init()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC041/
DMCXC041.h284 #define ADC_CFG1_MODE_MASK (0xCU) macro
292 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h425 #define ADC_CFG1_MODE_MASK (0xCU) macro
433 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h432 #define ADC_CFG1_MODE_MASK (0xCU) macro
440 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h430 #define ADC_CFG1_MODE_MASK (0xCU) macro
438 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h399 #define ADC_CFG1_MODE_MASK (0xCU) macro
401 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h432 #define ADC_CFG1_MODE_MASK (0xCU) macro
440 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h434 #define ADC_CFG1_MODE_MASK (0xCU) macro
442 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/
DMCXC144.h403 #define ADC_CFG1_MODE_MASK (0xCU) macro
411 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/
DMCXC143.h403 #define ADC_CFG1_MODE_MASK (0xCU) macro
411 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h493 #define ADC_CFG1_MODE_MASK (0xCU) macro
501 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/
DMCXC243.h401 #define ADC_CFG1_MODE_MASK (0xCU) macro
409 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/
DMCXC244.h403 #define ADC_CFG1_MODE_MASK (0xCU) macro
411 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h493 #define ADC_CFG1_MODE_MASK (0xCU) macro
501 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h407 #define ADC_CFG1_MODE_MASK (0xCU) macro
415 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h392 #define ADC_CFG1_MODE_MASK (0xCU) macro
400 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/
DMKV31F12810.h506 #define ADC_CFG1_MODE_MASK (0xCU) macro
514 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)

1234