Home
last modified time | relevance | path

Searched refs:ACTLR (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K118_SCB.h77 __I uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K116_SCB.h77 __I uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K142W_SCB.h77 __IO uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K142_SCB.h77 __IO uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K146_SCB.h77 __IO uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K148_SCB.h77 __IO uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K144W_SCB.h77 __IO uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
DS32K144_SCB.h77 __IO uint32_t ACTLR; /**< Auxiliary Control Register,, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/Include/
Dcore_cm1.h451 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_sc000.h463 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_sc300.h656 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm3.h660 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm4.h723 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_armv8mml.h933 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm35p.h933 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm7.h925 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm33.h933 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_armv81mml.h1014 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_SCB.h81 __IO uint32_t ACTLR; /**< Auxiliary Control Register, offset: 0x8 */ member
/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_SCB.h80 __IO uint32_t ACTLR; /**< Auxiliary Control Register, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/Core/Include/
Dcore_cm4.h728 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm7.h934 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member
Dcore_cm33.h941 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ member