Home
last modified time | relevance | path

Searched refs:ACM_SAI1_MCLK_SEL_SEL_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h885 #define ACM_SAI1_MCLK_SEL_SEL_MASK (0x3U) macro
888 … (((uint32_t)(((uint32_t)(x)) << ACM_SAI1_MCLK_SEL_SEL_SHIFT)) & ACM_SAI1_MCLK_SEL_SEL_MASK)
DMIMX8QM6_dsp.h845 #define ACM_SAI1_MCLK_SEL_SEL_MASK (0x3U) macro
848 … (((uint32_t)(((uint32_t)(x)) << ACM_SAI1_MCLK_SEL_SEL_SHIFT)) & ACM_SAI1_MCLK_SEL_SEL_MASK)
DMIMX8QM6_cm4_core1.h855 #define ACM_SAI1_MCLK_SEL_SEL_MASK (0x3U) macro
857 … (((uint32_t)(((uint32_t)(x)) << ACM_SAI1_MCLK_SEL_SEL_SHIFT)) & ACM_SAI1_MCLK_SEL_SEL_MASK)
DMIMX8QM6_cm4_core0.h855 #define ACM_SAI1_MCLK_SEL_SEL_MASK (0x3U) macro
857 … (((uint32_t)(((uint32_t)(x)) << ACM_SAI1_MCLK_SEL_SEL_SHIFT)) & ACM_SAI1_MCLK_SEL_SEL_MASK)