/hal_nxp-3.7.0/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1173/ |
D | fsl_pm_device.h | 668 #define PM_WSID_TMR2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(TMR2_IRQn) /*!< TM…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1171/ |
D | fsl_pm_device.h | 668 #define PM_WSID_TMR2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(TMR2_IRQn) /*!< TM…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1172/ |
D | fsl_pm_device.h | 668 #define PM_WSID_TMR2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(TMR2_IRQn) /*!< TM…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1175/ |
D | fsl_pm_device.h | 668 #define PM_WSID_TMR2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(TMR2_IRQn) /*!< TM…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1176/ |
D | fsl_pm_device.h | 668 #define PM_WSID_TMR2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(TMR2_IRQn) /*!< TM…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MKM14ZA5/ |
D | MKM14ZA5.h | 87 TMR2_IRQn = 9, /**< Quad Timer Channel 2 */ enumerator 12152 #define TMR_IRQS { TMR0_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MKM34ZA5/ |
D | MKM34ZA5.h | 85 TMR2_IRQn = 9, /**< Quad Timer Channel 2 */ enumerator 16853 #define TMR_IRQS { TMR0_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MKM33ZA5/ |
D | MKM33ZA5.h | 89 TMR2_IRQn = 9, /**< Quad Timer Channel 2 */ enumerator 16857 #define TMR_IRQS { TMR0_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MKM35Z7/ |
D | MKM35Z7.h | 95 TMR2_IRQn = 9, /**< Quad Timer Channel 2 */ enumerator 18269 #define TMR_IRQS { TMR0_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MKM34Z7/ |
D | MKM34Z7.h | 91 TMR2_IRQn = 9, /**< Quad Timer Channel 2 */ enumerator 18409 TMR0_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn \
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1021/ |
D | MIMXRT1021.h | 226 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 37352 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1024/ |
D | MIMXRT1024.h | 218 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 37331 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1041/ |
D | MIMXRT1041.h | 216 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 40413 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1051/ |
D | MIMXRT1051.h | 228 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 38897 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1061/ |
D | MIMXRT1061.h | 231 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 41297 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1052/ |
D | MIMXRT1052.h | 228 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 43163 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1042/ |
D | MIMXRT1042.h | 216 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 43823 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1062/ |
D | MIMXRT1062.h | 232 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 45491 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1064/ |
D | MIMXRT1064.h | 228 TMR2_IRQn = 134, /**< TMR2 interrupt */ enumerator 45427 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1171/ |
D | MIMXRT1171.h | 268 TMR2_IRQn = 172, /**< TMR2 interrupt */ enumerator 73250 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1175/ |
D | MIMXRT1175_cm7.h | 268 TMR2_IRQn = 172, /**< TMR2 interrupt */ enumerator 73250 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
D | MIMXRT1175_cm4.h | 268 TMR2_IRQn = 172, /**< TMR2 interrupt */ enumerator 74152 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1165/ |
D | MIMXRT1165_cm7.h | 266 TMR2_IRQn = 172, /**< TMR2 interrupt */ enumerator 72748 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
D | MIMXRT1165_cm4.h | 266 TMR2_IRQn = 172, /**< TMR2 interrupt */ enumerator 73650 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1166/ |
D | MIMXRT1166_cm7.h | 266 TMR2_IRQn = 172, /**< TMR2 interrupt */ enumerator 78211 #define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, …
|