Home
last modified time | relevance | path

Searched refs:REG_LPSR_1P0_CLR (Results 1 – 1 of 1) sorted by relevance

/hal_nxp-3.7.0/imx/devices/MCIMX7D/
DMCIMX7D_M4.h32332 …__IO uint32_t REG_LPSR_1P0_CLR; /**< Anadig 1.0V Low Power State Retention … member
32370 #define PMU_REG_LPSR_1P0_CLR_REG(base) ((base)->REG_LPSR_1P0_CLR)