Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_L_IDX7_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16428 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
16432 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16427 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
16431 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17025 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
17029 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
DLPC55S69_cm33_core0.h17025 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
17029 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core0.h17026 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
17030 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
DLPC55S66_cm33_core1.h17026 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
17030 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h17880 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
17883 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
DMIMXRT685S_cm33.h25673 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
25676 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h25673 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
25676 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30081 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
30088 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
DMIMXRT595S_cm33.h37339 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
37346 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35712 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
35719 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37338 #define PUF_IDXBLK_L_IDX7_MASK (0xC000U) macro
37345 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_IDX7_SHIFT)) & PUF_IDXBLK_L_IDX7_MASK)