Home
last modified time | relevance | path

Searched refs:PMU_PMIC_IRQn (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT595S/drivers/
Dfsl_power.c375 irqEnabled = NVIC_GetEnableIRQ(PMU_PMIC_IRQn) != 0U; in AT_QUICKACCESS_SECTION_CODE()
388 SYSCTL0->STARTEN1_SET = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
391 NVIC_EnableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
397 SYSCTL0->STARTEN1_CLR = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
399 NVIC_ClearPendingIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
403 NVIC_DisableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
422 irqEnabled = NVIC_GetEnableIRQ(PMU_PMIC_IRQn) != 0U; in AT_QUICKACCESS_SECTION_CODE()
436 SYSCTL0->STARTEN1_SET = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
439 NVIC_EnableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
445 SYSCTL0->STARTEN1_CLR = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
[all …]
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT533S/drivers/
Dfsl_power.c375 irqEnabled = NVIC_GetEnableIRQ(PMU_PMIC_IRQn) != 0U; in AT_QUICKACCESS_SECTION_CODE()
388 SYSCTL0->STARTEN1_SET = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
391 NVIC_EnableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
397 SYSCTL0->STARTEN1_CLR = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
399 NVIC_ClearPendingIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
403 NVIC_DisableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
422 irqEnabled = NVIC_GetEnableIRQ(PMU_PMIC_IRQn) != 0U; in AT_QUICKACCESS_SECTION_CODE()
436 SYSCTL0->STARTEN1_SET = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
439 NVIC_EnableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
445 SYSCTL0->STARTEN1_CLR = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
[all …]
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT555S/drivers/
Dfsl_power.c375 irqEnabled = NVIC_GetEnableIRQ(PMU_PMIC_IRQn) != 0U; in AT_QUICKACCESS_SECTION_CODE()
388 SYSCTL0->STARTEN1_SET = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
391 NVIC_EnableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
397 SYSCTL0->STARTEN1_CLR = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
399 NVIC_ClearPendingIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
403 NVIC_DisableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
422 irqEnabled = NVIC_GetEnableIRQ(PMU_PMIC_IRQn) != 0U; in AT_QUICKACCESS_SECTION_CODE()
436 SYSCTL0->STARTEN1_SET = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
439 NVIC_EnableIRQ(PMU_PMIC_IRQn); in AT_QUICKACCESS_SECTION_CODE()
445 SYSCTL0->STARTEN1_CLR = 1UL << ((uint32_t)PMU_PMIC_IRQn - 32U); in AT_QUICKACCESS_SECTION_CODE()
[all …]
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h145 PMU_PMIC_IRQn = 58, /**< Power Management Control interrupt */ enumerator
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h146 PMU_PMIC_IRQn = 58, /**< Power Management Control interrupt */ enumerator
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h145 PMU_PMIC_IRQn = 58, /**< Power Management Control interrupt */ enumerator