Searched refs:MUX_3_DC_7 (Results 1 – 2 of 2) sorted by relevance
3191 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_0->MUX_3_DC_7 & MC_CGM_MUX_3_DC_7_DE_MASK) >> … in Clock_Ip_Get_P0_PSI5_S_WDOG3_CLK_Frequency()3192 …Frequency /= (((IP_MC_CGM_0->MUX_3_DC_7 & MC_CGM_MUX_3_DC_7_DIV_MASK) >> MC_CGM_MUX_3_DC_7_DIV_SHI… in Clock_Ip_Get_P0_PSI5_S_WDOG3_CLK_Frequency()3625 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_4->MUX_3_DC_7 & MC_CGM_MUX_3_DC_7_DE_MASK) >> … in Clock_Ip_Get_P4_PSI5_S_WDOG3_CLK_Frequency()3626 …Frequency /= (((IP_MC_CGM_4->MUX_3_DC_7 & MC_CGM_MUX_3_DC_7_DIV_MASK) >> MC_CGM_MUX_3_DC_7_DIV_SHI… in Clock_Ip_Get_P4_PSI5_S_WDOG3_CLK_Frequency()
118 …__IO uint32_t MUX_3_DC_7; /**< Clock Mux 3 Divider 7 Control Register, offs… member