Searched refs:MUX_2_DC_1 (Results 1 – 2 of 2) sorted by relevance
3033 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_0->MUX_2_DC_1 & MC_CGM_MUX_2_DC_1_DE_MASK) >> … in Clock_Ip_Get_P0_PSI5_125K_CLK_Frequency()3034 …Frequency /= (((IP_MC_CGM_0->MUX_2_DC_1 & MC_CGM_MUX_2_DC_1_DIV_MASK) >> MC_CGM_MUX_2_DC_1_DIV_SHI… in Clock_Ip_Get_P0_PSI5_125K_CLK_Frequency()3386 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_3->MUX_2_DC_1 & MC_CGM_MUX_2_DC_1_DE_MASK) >> … in Clock_Ip_Get_P3_AES_CLK_Frequency()3387 …Frequency /= (((IP_MC_CGM_3->MUX_2_DC_1 & MC_CGM_MUX_2_DC_1_DIV_MASK) >> MC_CGM_MUX_2_DC_1_DIV_SHI… in Clock_Ip_Get_P3_AES_CLK_Frequency()3456 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_4->MUX_2_DC_1 & MC_CGM_MUX_2_DC_1_DE_MASK) >> … in Clock_Ip_Get_P4_PSI5_125K_CLK_Frequency()3457 …Frequency /= (((IP_MC_CGM_4->MUX_2_DC_1 & MC_CGM_MUX_2_DC_1_DIV_MASK) >> MC_CGM_MUX_2_DC_1_DIV_SHI… in Clock_Ip_Get_P4_PSI5_125K_CLK_Frequency()
102 …__IO uint32_t MUX_2_DC_1; /**< Clock Mux 2 Divider 1 Control Register, offs… member