Home
last modified time | relevance | path

Searched refs:IntegerPLL_DIV_CTL_Offset (Results 1 – 16 of 16) sorted by relevance

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN5/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
812 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
822 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
847 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN1/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
812 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
822 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
847 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN3/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
812 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
822 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
847 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML4/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
815 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
825 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
850 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM6/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
818 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
828 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
853 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML6/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
815 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
825 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
850 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN2/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
812 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
822 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
847 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML3/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
815 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
825 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
850 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM1/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
818 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
828 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
853 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN4/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
812 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
822 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
847 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN6/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
812 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
822 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
847 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM5/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
818 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
828 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
853 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM4/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
818 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
828 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
853 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM3/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
818 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
828 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
853 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML8/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
815 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
825 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
850 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM2/drivers/
Dfsl_clock.c23 #define IntegerPLL_DIV_CTL_Offset (4U) macro
818 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_InitIntegerPll()
828 CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset) = in CLOCK_InitIntegerPll()
853 uint32_t integerCfg1 = CCM_ANALOG_TUPLE_REG_OFF(base, type, IntegerPLL_DIV_CTL_Offset); in CLOCK_GetIntegerPllFreq()