/hal_nxp-3.7.0/mcux/mcux-sdk/drivers/flexspi/ |
D | fsl_flexspi_edma.c | 190 base->IPCR0 = xfer->deviceAddress; in FLEXSPI_TransferEDMA()
|
D | fsl_flexspi.c | 849 base->IPCR0 = xfer->deviceAddress; in FLEXSPI_TransferBlocking() 973 base->IPCR0 = xfer->deviceAddress; in FLEXSPI_TransferNonBlocking()
|
D | fsl_flexspi_dma.c | 541 base->IPCR0 = xfer->deviceAddress; in FLEXSPI_TransferDMA()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/drivers/flexspi/flexspi_dma3/ |
D | fsl_flexspi_edma.c | 206 base->IPCR0 = xfer->deviceAddress; in FLEXSPI_TransferEDMA()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/boards/evkmimxrt1170/ |
D | evkmimxrt1170_connect_cm4_cm4side_sdram.jlinkscript | 314 MEM_WriteU32(0x400d4090, 0x80000000); // IPCR0
|
/hal_nxp-3.7.0/mcux/mcux-sdk/boards/evkbmimxrt1170/ |
D | evkbmimxrt1170_connect_cm4_cm4side_sdram.jlinkscript | 314 MEM_WriteU32(0x400d4090, 0x80000000); // IPCR0
|
/hal_nxp-3.7.0/mcux/mcux-sdk/drivers/semc/ |
D | fsl_semc.c | 1213 base->IPCR0 = address; in SEMC_SendIPCommand()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1021/ |
D | MIMXRT1021.h | 19266 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 33259 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1024/ |
D | MIMXRT1024.h | 19246 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 33238 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1041/ |
D | MIMXRT1041.h | 21375 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 36037 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1051/ |
D | MIMXRT1051.h | 20223 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 34822 …__IO uint32_t IPCR0; /**< IP Command control register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1061/ |
D | MIMXRT1061.h | 21752 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 36921 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1052/ |
D | MIMXRT1052.h | 21008 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 39088 …__IO uint32_t IPCR0; /**< IP Command control register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1042/ |
D | MIMXRT1042.h | 21377 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 39447 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1062/ |
D | MIMXRT1062.h | 22538 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 41115 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1064/ |
D | MIMXRT1064.h | 22611 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 41122 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT685S/ |
D | MIMXRT685S_dsp.h | 7150 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1011/ |
D | MIMXRT1011.h | 13518 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1015/ |
D | MIMXRT1015.h | 15927 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1171/ |
D | MIMXRT1171.h | 36753 __IO uint32_t IPCR0; /**< IP Control 0, offset: 0xA0 */ member 64064 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1175/ |
D | MIMXRT1175_cm7.h | 36753 __IO uint32_t IPCR0; /**< IP Control 0, offset: 0xA0 */ member 64064 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
D | MIMXRT1175_cm4.h | 36750 __IO uint32_t IPCR0; /**< IP Control 0, offset: 0xA0 */ member 64966 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1165/ |
D | MIMXRT1165_cm7.h | 36441 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 63562 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
D | MIMXRT1165_cm4.h | 36438 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member 64464 …__IO uint32_t IPCR0; /**< IP Command Control Register 0, offset: 0x90 … member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT633S/ |
D | MIMXRT633S.h | 13127 __IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */ member
|