Home
last modified time | relevance | path

Searched refs:FFROCTL0 (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT685S/
Dsystem_MIMXRT685S_dsp.c60 switch (CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) in getFFroFreq()
Dsystem_MIMXRT685S_cm33.c70 switch (CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) in getFFroFreq()
DMIMXRT685S_dsp.h1240 __IO uint32_t FFROCTL0; /**< FFRO control 0, offset: 0x100 */ member
DMIMXRT685S_cm33.h6951 __IO uint32_t FFROCTL0; /**< FFRO control 0, offset: 0x100 */ member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT633S/
Dsystem_MIMXRT633S.c69 switch (CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) in getFFroFreq()
DMIMXRT633S.h6951 __IO uint32_t FFROCTL0; /**< FFRO control 0, offset: 0x100 */ member
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT633S/drivers/
Dfsl_power.c139 #define US2LOOP(x) ((x) * ((CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) == 0U ? 3U : 4U))
814 temp = (CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) == 0U ? 12U : 15U; in AT_QUICKACCESS_SECTION_CODE()
Dfsl_clock.c125 switch ((CLKCTL0->FFROCTL0) & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) in CLOCK_GetFFroFreq()
1212 … CLKCTL0->FFROCTL0 = CLKCTL0_FFROCTL0_TRIM_TEMPCO(tempco) | CLKCTL0_FFROCTL0_TRIM_COARSE(coarse) | in CLOCK_EnableFfroClk()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT685S/drivers/
Dfsl_power.c139 #define US2LOOP(x) ((x) * ((CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) == 0U ? 3U : 4U))
814 temp = (CLKCTL0->FFROCTL0 & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) == 0U ? 12U : 15U; in AT_QUICKACCESS_SECTION_CODE()
Dfsl_clock.c125 switch ((CLKCTL0->FFROCTL0) & CLKCTL0_FFROCTL0_TRIM_RANGE_MASK) in CLOCK_GetFFroFreq()
1212 … CLKCTL0->FFROCTL0 = CLKCTL0_FFROCTL0_TRIM_TEMPCO(tempco) | CLKCTL0_FFROCTL0_TRIM_COARSE(coarse) | in CLOCK_EnableFfroClk()