Home
last modified time | relevance | path

Searched refs:EPDC_TCE_SDCFG_SDSHR_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-3.7.0/imx/devices/MCIMX7D/
DMCIMX7D_M4.h15469 #define EPDC_TCE_SDCFG_SDSHR_MASK 0x100000u macro
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8UD3/
DMIMX8UD3_cm33.h15365 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
15367 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)
DMIMX8UD3_dsp0.h14770 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
14772 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8UD7/
DMIMX8UD7_cm33.h15365 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
15367 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)
DMIMX8UD7_dsp1.h14767 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
14769 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)
DMIMX8UD7_dsp0.h14770 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
14772 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8US3/
DMIMX8US3_cm33.h15365 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
15367 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)
DMIMX8US3_dsp0.h14770 #define EPDC_TCE_SDCFG_SDSHR_MASK (0x100000U) macro
14772 … (((uint32_t)(((uint32_t)(x)) << EPDC_TCE_SDCFG_SDSHR_SHIFT)) & EPDC_TCE_SDCFG_SDSHR_MASK)