Home
last modified time | relevance | path

Searched refs:tsm_timing_35_init (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-3.6.0/mcux/middleware/wireless/framework_5.3.3/XCVR/MKW41Z4/cfgs_kw4x_3x_2x/
Dfsl_xcvr_ant_config.c110 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
112 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_ble_config.c106 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
108 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_zgbe_config.c93 ….tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+ZGBE_TX_DIG_EN_TX_HI_ADJ), /* DATA_PADDING adjustments a…
95 .tsm_timing_35_init = B0(ZGBE_TX_DIG_EN_ASSERT),
Dfsl_xcvr_gfsk_bt_0p5_h_0p7_config.c92 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT + TX_DIG_EN_TX_HI_ADJ),
94 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_gfsk_bt_0p5_h_1p0_config.c91 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT + TX_DIG_EN_TX_HI_ADJ),
93 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_gfsk_bt_0p7_h_0p5_config.c92 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
94 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_msk_config.c92 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
94 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_gfsk_bt_0p3_h_0p5_config.c92 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
94 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_gfsk_bt_0p5_h_0p32_config.c92 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
94 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_gfsk_bt_0p5_h_0p5_config.c105 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT+TX_DIG_EN_TX_HI_ADJ),
107 .tsm_timing_35_init = B0(TX_DIG_EN_ASSERT),
Dfsl_xcvr_common_config.c529 ….tsm_timing_35_init = B3(0xFF) | B2(0xFF) | B1(END_OF_TX_WD), /* tx_dig_en - Byte 0 comes from mod…
/hal_nxp-3.6.0/mcux/middleware/wireless/framework_5.3.3/XCVR/MKW41Z4/
Dfsl_xcvr.h662 uint32_t tsm_timing_35_init; /* tsm_timing_35 has a mode specific LSbyte*/ member
728 uint32_t tsm_timing_35_init; /* Only the LSbyte is mode specific */ member
Dfsl_xcvr.c945 XCVR_TSM->TIMING35 = com_config->tsm_timing_35_init; in XCVR_Configure()
1024 …XCVR_TSM->TIMING35 = com_config->tsm_timing_35_init | B0(TX_DIG_EN_ASSERT_MSK500); /* LSbyte is mo… in XCVR_Configure()
1028 …XCVR_TSM->TIMING35 = com_config->tsm_timing_35_init | mode_config->tsm_timing_35_init; /* LSbyte i… in XCVR_Configure()