Home
last modified time | relevance | path

Searched refs:rx_chf_coef_2 (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-3.6.0/mcux/middleware/wireless/framework_5.3.3/XCVR/MKW41Z4/cfgs_kw4x_3x_2x/
Dfsl_xcvr_gfsk_bt_0p5_h_0p7_config.c146 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0000,
160 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0002,
222 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0005,
236 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0007,
298 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0006,
312 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0004,
Dfsl_xcvr_gfsk_bt_0p5_h_1p0_config.c145 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0006,
159 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0007,
221 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF3,
235 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFE1,
297 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x000C,
311 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0000,
Dfsl_xcvr_gfsk_bt_0p7_h_0p5_config.c158 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFFE,
172 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0000,
234 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF8,
248 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFFC,
310 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0006,
324 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0004,
Dfsl_xcvr_msk_config.c147 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0000,
161 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0002,
224 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0006,
238 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0006,
300 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF8,
314 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFFC,
Dfsl_xcvr_gfsk_bt_0p3_h_0p5_config.c158 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF9,
172 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFFA,
234 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFFC,
248 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFFF,
310 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0003,
324 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0005,
Dfsl_xcvr_gfsk_bt_0p5_h_0p32_config.c146 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF0,
160 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFED,
222 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFFA,
236 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFFE,
298 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF8,
312 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0005,
Dfsl_xcvr_gfsk_bt_0p5_h_0p5_config.c161 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF1,
175 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFEF,
237 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFFE,
251 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0003,
313 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF8,
327 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFF8,
Dfsl_xcvr_ant_config.c164 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF0,
178 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFED,
Dfsl_xcvr_ble_config.c161 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0xFFF1,
175 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0xFFEF,
Dfsl_xcvr_zgbe_config.c147 .rx_chf_coeffs_26mhz.rx_chf_coef_2 = 0x0002,
161 .rx_chf_coeffs_32mhz.rx_chf_coef_2 = 0x0005,
/hal_nxp-3.6.0/mcux/middleware/wireless/framework_5.3.3/XCVR/MKW41Z4/
Dfsl_xcvr.h499 uint16_t rx_chf_coef_2; /* < 7 bit two's complement stored in a uint16_t */ member
Dfsl_xcvr.c816 XCVR_RX_DIG->RX_CHF_COEF_2 = mode_datarate_config->rx_chf_coeffs_26mhz.rx_chf_coef_2; in XCVR_Configure()
831 XCVR_RX_DIG->RX_CHF_COEF_2 = mode_datarate_config->rx_chf_coeffs_32mhz.rx_chf_coef_2; in XCVR_Configure()