Home
last modified time | relevance | path

Searched refs:SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h14723 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
14727 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h14665 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
14669 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h13873 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
13877 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h14079 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
14083 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h18302 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
18306 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h16996 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
16999 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h18227 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
18231 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h19148 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
19152 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h18947 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
18951 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h17702 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
17705 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54608/
DLPC54608.h18870 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
18874 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h19558 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
19562 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h19558 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
19562 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54018/
DLPC54018.h18766 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
18770 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h18766 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
18770 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h22053 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
22061 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h22053 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
22061 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h23709 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
23717 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h23709 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
23717 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core0.h24329 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
24337 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
DLPC55S66_cm33_core1.h24329 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
24337 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h24329 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
24337 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)
DLPC55S69_cm33_core0.h24329 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK (0x3U) macro
24337 …int32_t)(x)) << SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT)) & SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK)