Home
last modified time | relevance | path

Searched refs:SDIF_STATUS_FIFO_FULL_MASK (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h10606 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
10610 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h10421 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
10425 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h9629 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
9633 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h9962 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
9966 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h14185 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14189 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h13109 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
13112 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h14110 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14114 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h14828 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14832 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h14830 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14834 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h13815 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
13818 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54608/
DLPC54608.h14753 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14757 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h15314 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
15318 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h15314 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
15318 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54018/
DLPC54018.h14522 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14526 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h14522 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
14526 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h17910 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
17914 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h17910 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
17914 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h19566 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
19570 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h19566 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
19570 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core0.h20164 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
20168 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
DLPC55S66_cm33_core1.h20164 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
20168 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h20164 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
20168 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)
DLPC55S69_cm33_core0.h20164 #define SDIF_STATUS_FIFO_FULL_MASK (0x8U) macro
20168 … (((uint32_t)(((uint32_t)(x)) << SDIF_STATUS_FIFO_FULL_SHIFT)) & SDIF_STATUS_FIFO_FULL_MASK)