Home
last modified time | relevance | path

Searched refs:SCG_CSR_DIVCORE_SHIFT (Results 1 – 25 of 43) sorted by relevance

12

/hal_nxp-3.6.0/s32/drivers/s32k1/BaseNXP/header/
DS32K116_SCG.h154 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
156 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K118_SCG.h154 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
156 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K142W_SCG.h158 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
160 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K144_SCG.h158 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
160 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K144W_SCG.h158 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
160 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K142_SCG.h158 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
160 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K148_SCG.h158 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
160 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
DS32K146_SCG.h158 #define SCG_CSR_DIVCORE_SHIFT (16U) macro
160 …_DIVCORE(x) (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVCORE_SHIFT)) & SCG_CS…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z4/
Dsystem_MKE14Z4.c98 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z7/
Dsystem_MKE14Z7.c105 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z4/
Dsystem_MKE15Z4.c98 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE13Z7/
Dsystem_MKE13Z7.c98 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE12Z7/
Dsystem_MKE12Z7.c98 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE17Z7/
Dsystem_MKE17Z7.c98 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16Z4/
Dsystem_MKE16Z4.c96 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z7/
Dsystem_MKE15Z7.c105 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L3A60/
Dsystem_K32L3A60_cm0plus.c104 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
Dsystem_K32L3A60_cm4.c111 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2A31A/
Dsystem_K32L2A31A.c88 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2A41A/
Dsystem_K32L2A41A.c88 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14F16/
Dsystem_MKE14F16.c114 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16F16/
Dsystem_MKE16F16.c114 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE18F16/
Dsystem_MKE18F16.c114 Divider = (uint16_t)(((SCG->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1U); in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MCIMX7U3/
Dsystem_MCIMX7U3_cm4.c271 SCGOUTClock /= ((SCG0->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1u; in SystemCoreClockUpdate()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MCIMX7U5/
Dsystem_MCIMX7U5_cm4.c272 SCGOUTClock /= ((SCG0->CSR & SCG_CSR_DIVCORE_MASK) >> SCG_CSR_DIVCORE_SHIFT) + 1u; in SystemCoreClockUpdate()

12