Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_L_DP_IDX3_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16593 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
16597 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16593 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
16597 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core0.h17191 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
17195 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
DLPC55S66_cm33_core1.h17191 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
17195 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17191 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
17195 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
DLPC55S69_cm33_core0.h17191 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
17195 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h18581 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
18585 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
DMIMXRT685S_cm33.h26567 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
26571 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h26567 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
26571 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30297 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
30304 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
DMIMXRT595S_cm33.h37555 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
37562 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35928 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
35935 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37554 #define PUF_IDXBLK_L_DP_IDX3_MASK (0xC0U) macro
37561 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_L_DP_IDX3_SHIFT)) & PUF_IDXBLK_L_DP_IDX3_MASK)