Home
last modified time | relevance | path

Searched refs:PUF_IDXBLK_H_DP_IDX15_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h16502 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
16506 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h16502 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
16506 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core0.h17100 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
17104 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
DLPC55S66_cm33_core1.h17100 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
17104 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h17100 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
17104 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
DLPC55S69_cm33_core0.h17100 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
17104 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h18482 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
18486 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
DMIMXRT685S_cm33.h26468 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
26472 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h26468 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
26472 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h30164 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
30171 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
DMIMXRT595S_cm33.h37422 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
37429 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h35795 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
35802 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h37421 #define PUF_IDXBLK_H_DP_IDX15_MASK (0xC000U) macro
37428 … (((uint32_t)(((uint32_t)(x)) << PUF_IDXBLK_H_DP_IDX15_SHIFT)) & PUF_IDXBLK_H_DP_IDX15_MASK)