Home
last modified time | relevance | path

Searched refs:PLL0_SSCG_MD_FRACT_P (Results 1 – 22 of 22) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5506/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5502CPXXXX/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5504/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5502/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S04/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S06/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5528/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S16/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5516/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5526/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5514/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S26/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5512/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S28/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S66/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S14/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S69/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5534/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S36/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5536/drivers/
Dfsl_clock.c50 #define PLL0_SSCG_MD_FRACT_P 0U macro
52 #define PLL0_SSCG_MD_FRACT_M (0x1FFFFFFUL << PLL0_SSCG_MD_FRACT_P)
55 #define PLL0_SSCG_MD_FRACT_SET(value) (((uint64_t)(value) << PLL0_SSCG_MD_FRACT_P) & PLL0_SSCG_MD_F…