Home
last modified time | relevance | path

Searched refs:MU_GCR_GIR5_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.6.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_MU.h762 #define MU_GCR_GIR5_MASK (0x20U) macro
765 …) (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR5_SHIFT)) & MU_GCR_GIR5_MASK)
/hal_nxp-3.6.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_MU.h818 #define MU_GCR_GIR5_MASK (0x20U) macro
821 …) (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR5_SHIFT)) & MU_GCR_GIR5_MASK)