Home
last modified time | relevance | path

Searched refs:MPR (Results 1 – 25 of 37) sorted by relevance

12

/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/aipstz/
Dfsl_aipstz.c34 base->MPR = (base->MPR & (~(mask << shift))) | (privilegeConfig << shift); in AIPSTZ_SetMasterPriviledgeLevel()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h2162 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h2386 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h2535 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h2551 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h2798 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h2776 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h2778 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h2801 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h2854 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h847 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h849 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h849 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h847 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h849 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h876 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
DMIMX8MN6_cm7.h847 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h2858 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h876 __IO uint32_t MPR; /**< MPR, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h2932 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h876 __IO uint32_t MPR; /**< MPR, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h876 __IO uint32_t MPR; /**< MPR, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h876 __IO uint32_t MPR; /**< MPR, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h876 __IO uint32_t MPR; /**< MPR, offset: 0x0 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_ca53.h909 __IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */ member

12