Home
last modified time | relevance | path

Searched refs:FSL_FEATURE_MCG_PLL_VDIV_BASE (Results 1 – 25 of 60) sorted by relevance

123

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKL25Z4/drivers/
Dfsl_clock.c600 mcgpll0clk *= (FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
705 …if ((vdiv_cur < FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U) || (vdiv_cur > FSL_FEATURE_MCG_PLL_VDIV_BASE +… in CLOCK_CalcPllDiv()
713 if (vdiv_cur >= FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
718 *vdiv = vdiv_cur - FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
730 if (vdiv_cur <= (FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
747 *vdiv = ret_vdiv - FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKW24D5/drivers/
Dfsl_clock.c624 mcgpll0clk *= (FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
758 …if ((vdiv_cur < FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U) || (vdiv_cur > FSL_FEATURE_MCG_PLL_VDIV_BASE +… in CLOCK_CalcPllDiv()
766 if (vdiv_cur >= FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
771 *vdiv = vdiv_cur - FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
783 if (vdiv_cur <= (FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
800 *vdiv = ret_vdiv - FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKW22D5/drivers/
Dfsl_clock.c624 mcgpll0clk *= (FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
758 …if ((vdiv_cur < FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U) || (vdiv_cur > FSL_FEATURE_MCG_PLL_VDIV_BASE +… in CLOCK_CalcPllDiv()
766 if (vdiv_cur >= FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
771 *vdiv = vdiv_cur - FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
783 if (vdiv_cur <= (FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
800 *vdiv = ret_vdiv - FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKV31F25612/drivers/
Dfsl_clock.c735 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
920 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
921 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
929 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
934 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
946 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
963 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKV58F24/drivers/
Dfsl_clock.c719 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
878 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
879 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
887 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
892 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
904 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
921 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKV31F51212/drivers/
Dfsl_clock.c750 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
935 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
936 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
944 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
949 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
961 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
978 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKV56F24/drivers/
Dfsl_clock.c719 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
878 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
879 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
887 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
892 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
904 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
921 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK24F12/drivers/
Dfsl_clock.c755 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
940 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
941 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
949 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
954 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
966 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
983 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK63F12/drivers/
Dfsl_clock.c754 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
939 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
940 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
948 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
953 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
965 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
982 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK64F12/drivers/
Dfsl_clock.c765 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
950 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
951 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
959 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
964 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
976 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
993 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK80F25615/drivers/
Dfsl_clock.c804 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
992 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
993 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1001 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1006 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1018 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1035 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK82F25615/drivers/
Dfsl_clock.c804 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
992 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
993 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1001 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1006 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1018 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1035 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK22F25612/drivers/
Dfsl_clock.c786 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
971 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
972 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
980 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
985 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
997 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1014 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK22F51212/drivers/
Dfsl_clock.c798 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
983 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
984 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
992 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
997 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1009 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1026 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK22F12/drivers/
Dfsl_clock.c748 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
933 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
934 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
942 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
947 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
959 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
976 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK26F18/drivers/
Dfsl_clock.c996 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
1211 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1212 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1220 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1225 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1237 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1254 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK27FA15/drivers/
Dfsl_clock.c955 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
1170 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1171 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1179 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1184 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1196 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1213 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK28FA15/drivers/
Dfsl_clock.c955 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
1170 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1171 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1179 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1184 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1196 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1213 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK65F18/drivers/
Dfsl_clock.c996 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
1211 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1212 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1220 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1225 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1237 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1254 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MK66F18/drivers/
Dfsl_clock.c995 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
1210 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1211 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1219 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1224 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1236 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1253 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM14ZA5/drivers/
Dfsl_clock.c849 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
892 mcgpll1clk *= (FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C12_VDIV1_VAL); in CLOCK_GetPll1Freq()
1123 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1124 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1132 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1137 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1153 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1170 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM33ZA5/drivers/
Dfsl_clock.c849 mcgpll0vdiv = ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C6_VDIV0_VAL); in CLOCK_GetPll0Freq()
892 mcgpll1clk *= (FSL_FEATURE_MCG_PLL_VDIV_BASE + MCG_C12_VDIV1_VAL); in CLOCK_GetPll1Freq()
1123 if ((vdiv_cur < ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE - 1U)) || in CLOCK_CalcPllDiv()
1124 (vdiv_cur > (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1132 if (vdiv_cur >= (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE) in CLOCK_CalcPllDiv()
1137 *vdiv = vdiv_cur - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
1153 if (vdiv_cur <= ((uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE + 31U)) in CLOCK_CalcPllDiv()
1170 *vdiv = ret_vdiv - (uint8_t)FSL_FEATURE_MCG_PLL_VDIV_BASE; in CLOCK_CalcPllDiv()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM34ZA5/
DMKM34ZA5_features.h697 #define FSL_FEATURE_MCG_PLL_VDIV_BASE (0) macro
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKM14ZA5/
DMKM14ZA5_features.h869 #define FSL_FEATURE_MCG_PLL_VDIV_BASE (0) macro
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKW20Z4/
DMKW20Z4_features.h799 #define FSL_FEATURE_MCG_PLL_VDIV_BASE (0) macro

123