Home
last modified time | relevance | path

Searched refs:DMA0_TRIG020_PIO1_5 (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-3.6.0/dts/nxp/lpc/
DLPC55S06JHI48-pinctrl.h1765 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S06JBD64-pinctrl.h2236 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S16JEV98-pinctrl.h2297 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S28JBD100-pinctrl.h2313 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S28JEV98-pinctrl.h2313 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S69JEV98-pinctrl.h2313 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S69JBD100-pinctrl.h2313 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S16JBD100-pinctrl.h2297 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_D, 0) /* PIO1_5 */ macro
DLPC55S36JBD100-pinctrl.h4392 #define DMA0_TRIG020_PIO1_5 IOCON_MUX(37, IOCON_TYPE_A, 0) /* PIO1_5 */ macro