Searched refs:CMU_FC_GCR_FCE_MASK (Results 1 – 9 of 9) sorted by relevance
240 if (CLOCK_IP_CMU_FREQUENCY_CHECK_ENABLED == (CmuFc->GCR & CMU_FC_GCR_FCE_MASK)) in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()259 CmuFc->GCR &= ~CMU_FC_GCR_FCE_MASK; in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()393 CmuFc->GCR |= CMU_FC_GCR_FCE_MASK; in Clock_Ip_EnableCmuFcFceRefCntLfrefHfref()397 CmuFc->GCR &= ~CMU_FC_GCR_FCE_MASK; in Clock_Ip_EnableCmuFcFceRefCntLfrefHfref()
657 …CmuConfiguration.Enable = (Clock_Ip_apxCmu[0U]->GCR & CMU_FC_GCR_FCE_MASK) >> CMU_FC_GCR_FCE_SHIFT; in getCmuFircConfig()664 …CmuConfiguration.Enable = (Clock_Ip_apxCmu[1U]->GCR & CMU_FC_GCR_FCE_MASK) >> CMU_FC_GCR_FCE_SHIFT; in getCmuFircConfig()
272 if (CLOCK_IP_CMU_FREQUENCY_CHECK_ENABLED == (CmuFc->GCR & CMU_FC_GCR_FCE_MASK)) in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()291 CmuFc->GCR &= ~CMU_FC_GCR_FCE_MASK; in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()425 CmuFc->GCR |= CMU_FC_GCR_FCE_MASK; in Clock_Ip_EnableCmuFcFceRefCntLfrefHfref()429 CmuFc->GCR &= ~CMU_FC_GCR_FCE_MASK; in Clock_Ip_EnableCmuFcFceRefCntLfrefHfref()
240 if (CLOCK_IP_CMU_FREQUENCY_CHECK_ENABLED == (CmuFc->GCR & CMU_FC_GCR_FCE_MASK)) in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()259 CmuFc->GCR &= ~(uint8)(CMU_FC_GCR_FCE_MASK); in Clock_Ip_DisableCmuFcFceRefCntLfrefHfref()413 CmuFc->GCR |= (uint8)(CMU_FC_GCR_FCE_MASK); in Clock_Ip_EnableCmuFcFceRefCntLfrefHfref()417 CmuFc->GCR &= ~(uint8)(CMU_FC_GCR_FCE_MASK); in Clock_Ip_EnableCmuFcFceRefCntLfrefHfref()
118 #define CMU_FC_GCR_FCE_MASK (0x1U) macro121 … (((uint32_t)(((uint32_t)(x)) << CMU_FC_GCR_FCE_SHIFT)) & CMU_FC_GCR_FCE_MASK)
338 #define CMU_FC_GCR_FCE_MASK CMU_GCR_FCE_MASK macro366 #define CLOCK_IP_CMU_FREQUENCY_CHECK_ENABLED CMU_FC_GCR_FCE_MASK
210 #define CMU_FC_GCR_FCE_MASK (0x1U) macro213 … (((uint32_t)(((uint32_t)(x)) << CMU_FC_GCR_FCE_SHIFT)) & CMU_FC_GCR_FCE_MASK)
193 #define CLOCK_IP_CMU_FREQUENCY_CHECK_ENABLED CMU_FC_GCR_FCE_MASK
348 #define CLOCK_IP_CMU_FREQUENCY_CHECK_ENABLED CMU_FC_GCR_FCE_MASK