Home
last modified time | relevance | path

Searched refs:CH2STAT_CLR (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/dcp/
Dfsl_dcp.c191 chStatClrPtr = &base->CH2STAT_CLR; in dcp_clear_channel_status()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h8319 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h9037 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h10601 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h10617 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h11643 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h12885 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h12887 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h12428 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h13254 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h14040 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h14114 …__IO uint32_t CH2STAT_CLR; /**< DCP channel 2 status register, offset: 0x1A8… member